An Efficient AES Algorithm for IoT based Applications
V. Nandan1, R. Gowri Shankar Rao2
1V.Nandan, Department of Elect & Comm Engineering Veltech Rangarajan Dr.Sagunthala R&D Inst. of science & Technology, Tamilnadu, India.
2R. Gowri Shankar Rao, Associate Professor Department of Physics, Veltech Rangarajan Dr. Sagunthala R&D Inst. of science & Technology, Tamilnadu, India.
Manuscript received on September 22, 2019. | Revised Manuscript received on October 20, 2019. | Manuscript published on October 30, 2019. | PP: 1939-1944 | Volume-9 Issue-1, October 2019 | Retrieval Number: A1082109119/2019©BEIESP | DOI: 10.35940/ijeat.A1082.109119
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: With a massive growth in net communications, there is always a chance of risk to keep the data secret, reliability of data, additionally accessibility of data. An outcome for this is gift cryptographic methodologies which includes the superior Encryption trendy (AES), which might be at gift shield such information, are necessitated to be quick and well protected. In this report, we talk two novel techniques for adapting the foresaid trouble and it is being made potentially through enhancing the design of mix column manipulation of Advance Encryption Standard (AES). An improvement of 1.27 occasions transformed into completed in evaluation to earlier calculations in expressions of pace proficiency [1][2]. As far as hardware structural layout, a space discount of almost thrice change is additionally achieved. AES has input data blocks of 128 bits, with keys length of 128,192 or 256 bits. In this manuscript, a hardware representation of AES algorithm is described using key of length 128 bits. The AES hardware set up is realized using xilinx nexys 4 artix 7 –FPGA board with the help of xilinx ISE design suite. Our work focuses on MAES, a low power AES encryption algorithm which run over the interest [5]. In MAES, a S-Box of one dimension is suggested using new mathematical expression for creating a (n×n) matrix in affine transformation. The percentage efficiency of 18.35% is obtained by MAES than AES, when encrypted packets are transmitted. Thus MAES expends low power compared to that of AES, which is suitable for resource constraint environments.
Keywords: AES, MAES, Substitution Box (S-Box), Artix–7 FPGA, power consumption, resource constraint environments (RCEs), Cryptography, Telos B.