Loading

Compact Reconfigurable Architecture for Sosemanuk Stream Cipher
Nagnath B. Hulle1, Prathiba B2, Sarika R Khope3

1Nagnath Bhagwat Hulle, Associate. Prof., G. H. Raisoni Institute of Engineering & Technology, Pune, India.
2Prathiba B, Asst. Prof., G. H. Raisoni Institute of Engineering & Technology, Pune, India.
3Sarika R Khope, Asst. Prof., G. H. Raisoni Institute of Engineering & Technology, Pune, India. 

Manuscript received on February 01, 2020. | Revised Manuscript received on February 05, 2020. | Manuscript published on February 30, 2020. | PP: 607-611 | Volume-9 Issue-3, February, 2020. | Retrieval Number: C5252029320/2020©BEIESP | DOI: 10.35940/ijeat.C5252.029320
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Sosemanuk is word oriented synchronous stream cipher capable to produce 32 bit ciphertext. It uses variable key from 128 bit to 256 bit and publically known Initialization Vector (IV) of 128 bit. Sosemanuk is one of the finalists in Profile 1 of the eSTREAM Portfolio. This cipher targets to avoid structural properties of SNOW2.0 to improve its efficiency by reducing the internal state size. It also uses reduced round Serpent24 block cipher to provide secure and efficient key loading process. This paper presents compact architecture for Sosemanuk stream cipher. The proposed architecture uses compact S-box architecture and compact modulo adders designed using CLA. The proposed compact S-box minimizes resources utilized without affecting performance. Proposed modulo adder architecture minimizes resources used as compared to conventional CLA implementation. The algorithm was designed by using VHDL language with CAD tool Xilinx ISE design suite 13.2 and implemented on Xilinx Virtex XC5VFX100E FPGA device. The proposed architecture achieved throughput of 4.281 Gbps at clock frequency of 133.788 MHz.
Keywords: Compact, FPGA, modulo adders, Stream Cipher, Sosemanuk.