Wave Pipelined Area Efficient LDPC Encoder
V.Nandalal1, V.Anand Kumar2, M.S.Sumalatha3
1Dr.V.Nandalal, Associate Professor, Department of ECE, Sri Krishna College of Engineering & Technology, Coimbatore, India.
2Mr.V.Anand Kumar, Assistant Professor, Department of ECE, Sri Eshwar College of Engineering, Coimbatore, India.
3Ms. M S Sumalatha, Research Scholar, Department of ECE, Sri Krishna College of Engineering & Technology, Coimbatore, India.
Manuscript received on July 20, 2019. | Revised Manuscript received on August 10, 2019. | Manuscript published on August 30, 2019. | PP: 50-53 | Volume-8 Issue-6, August 2019. | Retrieval Number: E7421068519/2019©BEIESP | DOI: 10.35940/ijeat.E7421.088619
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper present efficient design of Low Density Parity Check (LDPC) Encoder with wave psipeline. Comparing to decoding, LDPC Encoding was relatively more complex. There are several methods to perform encoding. Among all the existing methods to reduce parity check matrix Gauss Elimination method was used. To overcome the cons like latency and area overheads of conventional pipelining, Wave pipelining technique was used. LDPC encoding was designed with different stages of pipeline and the encoding performance is evaluated with wave pipeline. Implementation of this architecture was done on Xilinx FPGA XC2VP100 device. Wave pipeline will reduce the time delay and area overhead which can be proved by synthesis report.
Keywords: Gauss Elimination, LDPC codes, LDPC encoder, Wave pipelining.