Loading

Design of Multicore Processor using Multithreading Technique
Manoj Kumar Gouda1, D. Yugandhar2
1Manoj Kumar Gouda, M. Tech  Department of ECE, AITAM, Tekkali, (AP), India.
2D. Yugandhar,  Department of ECE, Assoc. Prof. Tekkali, (AP), India.
Manuscript received on September 24, 2014. | Revised Manuscript received on October 06, 2014. | Manuscript published on October 30, 2014. | PP: 195-199  | Volume-4 Issue-1, October 2014. | Retrieval Number:  A3534104114/2013©BEIESP

Open Access | Ethics and Policies | Cite
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: The multicore design has become a design philosophy in engineering applications. Speedup has been achieved by increasing clock speeds and, more recently, adding multiple processing cores to the same chip. Although chip speed has increased exponentially over the years, that time is ending and manufacturers have shifted toward multicore processing. However, by increasing the number of cores on a single chip challenges arise with memory and cache coherence as well as communication between the cores. A multi-core processor is a processing system composed of two or more independent cores. One can describe it as an integrated circuit to which two or more individual processors (called cores in this sense) have been attached. This paper discuss the advantage in the transition from non pipelined processor to single core pipelined processor, and the transition from single core pipelined processor to multicore pipelined processor and finally ends in with designing a quadcore processor. It begins with the discussion of implementation of a non pipelined processor. Secondly we discuss the process of converting it into a pipelined processor and the shared memory issues are discussed. Finally provides the design details of all the phases of a multicore processor with quad port memory design, including performance achievement achieved by this transition. The design is done on xilinx Spartan xc6slx45-csg324-4 FPGA and it performance characteristics are anlaysed . The designed Quad core performance issues like area, speed and power dissipation are also presented.
Keywords: Mulit-core processor, Pipelining, Quadcore, FPGA.