Implementation of an Efficient Multiplier Based on Vedic Mathematics using EDA Tool
Pushpalata Verma1, K. K. Mehta2
1Mrs. Pushpalata Verma, M.E. Scholar, SSCET, Bhilai, Chhattisgarh, India.
2Dr. K. K. Mehta, Working as Professor & Head of Department in Computer Science & Engineering SSCET, Bhilai, Chhattisgarh, India.
Manuscript received on June 02, 2012. | Revised Manuscript received on June 22, 2012 | Manuscript published on June 30, 2012. | PP: 75-79 | Volume-1 Issue-5, June 2012. | Retrieval Number: E0431051512/2012©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing systems as well as in general processors. This paper presents a high speed 8×8 bit Vedic multiplier architecture which is quite different from the Conventional method of multiplication like add and shift. The most significant aspect of the proposed method is that, the developed multiplier architecture is based on Vertical and Crosswise structure of Ancient Indian Vedic Mathematics. It generates all partial products and their sum in one step. This also gives chances for modular design where smaller block can be used to design the bigger one. So the design complexity gets reduced for inputs of larger no of bits and modularity gets increased. The proposed Vedic multiplier is coded in VHDL (Very High Speed Integrated Circuits Hardware Description Language), synthesized and simulated using EDA (Electronic Design Automation) tool – XilinxISE12.1i. Finally the results are compared with Conventional multipliers to show the significant improvement in its efficiency in terms of path delay (speed). The high speed processor requires high speed multipliers and the Vedic Multiplication technique is very much suitable for this purpose.
Keywords: Architecture, Ripple Carry (RC) Adder, Multiplication, Vedic Mathematics, Vedic Multiplier (VM), Urdhava Tiryakbhyam Sutra.