

Performance Analysis of 6T, 8T and 10T SRAM Cell in 45nm Technology

M G Srinivasa, Bhavana M S



Abstract: The rise of portable battery-powered devices has emphasized the significance of low power IC design. Embedded SRAM units have become indispensable elements within contemporary SOCs due to their substantial footprint. In research circles, SRAM is highly regarded as a semiconductor memory type, highlighting its crucial role in the VLSI sector. In this paper, 6T, 8T and 10T SRAM cells design is estimated for power consumption and delay. This proposed work presents the schematic, simulation of analysis of 6T, 8T and 10T SRAM cells at 45 nm technology. The Cadence Virtuoso software is utilized for creating schematic diagrams and layouts, while the ASSURA library is employed for conducting design rule checks (DRC) and layout versus schematic (LVS) comparisons to verify the alignment between the layout and the schematic. In the process, a low VDD of 1 V is taken for the design. The results shows that 10T SRAM is efficient in terms of read and write delay and power consumptions.

Keywords: SRAM, Cadence. Tool, ASSURA, DRC, LVS

I. INTRODUCTION

KAM chips play a critical role in digital systems, and enhancing their energy efficiency can significantly improve overall system performance. SRAM cells, a common choice in RAM design, offer faster speeds and lower power usage compared to DRAM, making them preferred. With the growing demand for portable devices, minimizing power usage is a key concern in VLSI design. This has spurred interest in developing low-voltage nano-sized SRAMs. However, reducing their size has also increased MOSFET leakage current, leading to higher power consumption. Consequently, there is increased emphasis on designing high-performance SRAMs, crucial for handheld devices, high-performance equipment, and processors. Voltage scaling is essential for achieving energy-efficient operation in digital circuits, reducing dynamic energy usage.

Manuscript received on 12 April 2024 | Revised Manuscript received on 17 April 2024 | Manuscript Accepted on 15 June 2024 | Manuscript published on 30 June 2024. *Correspondence Author(s)

M G Srinivasa*, Department of Electronics and Communication Engineering, Maharaja Institute of Technology Thandavapura, Nanjangud Taluk, Mysore (Karnataka), India. E-mail: <u>srinivasamg_ece@mitmysore.in</u>, ORCID ID: 0000-0002-4217-1209

Bhavana M S, Department of Electronics and Communication Engineering, Maharaja Institute of Technology Thandavapura, Nanjangud Taluk, Mysore (Karnataka), India. E-mail: <u>sirimanikya73@gmail.com</u>

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an <u>open access</u> article under the CC-BY-NC-ND license <u>http://creativecommons.org/licenses/by-nc-nd/4.0/</u>

II. CIRCUIT DESIGN AND ANALYSIS

A. 6T SRAM Cell

An SRAM cell typically comprises six MOSFETs. Within an SRAM cell, each bit is stored using four transistors (P1, P2, N1 and N3) arranged in two cross-coupled inverters. Two additional access transistors (N2 and N4) regulate cell access during read and write operations. The activation of the word line WL governs the behavior of N2 and N4, determining whether the cell connects to the bit lines BL and BL` for data transfer during both reading and writing processes.



Fig.1: 6T SRAM Cell [6]

The SRAM cell has three states

- 1. Write
- 2. Read
- 3. Standby (Idle)

SRAM in read and write modes should exhibit "readability" and "write stability" separately.

The process of writing data starts with applying the intended value onto the bit lines. When writing a `0`, the bit lines are set to `0`, with BL` becoming `1` and BL becoming `0`, considering that the bit lines are initially charged to a high voltage. Conversely, to write a `1`, the states of BL and BL` are interchanged. After this, the word line (WL) is activated, facilitating the storage of the data into the cell [4].

During the reading process, the activation of the word line WL triggers the examination of the SRAM cell's state, accomplished through the involvement of a single access transistor (N4) and the bit line (BL). Owing to their extended length, bit line exhibits parasitic capacitance. The reading procedure commences by pre-charging both bit lines to VDD.

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



The extraction of output occurs from these bit lines throughout the reading operation. In contrast, when data is being written into the memory cell, the application of values onto the bit lines occurs simultaneously with the activation of the word line WL, which consequently activates both access transistors (N2 and N4) linked to the bit lines. This activation leads to a reduction in BL's voltage [4,6].



Fig 2: 6T SRAM Read and Write Operation

During the idle state, the word line is set to a low state, deactivating the access transistors. This action disconnects the inverters connected in a cross-coupled configuration from the bit lines via N2 and N4. As long as they remain connected to VDD. The two cross-coupled inverters formed by P1-N1 and P2-N3 will sustain each other, preserving the stored value in the SRAM.

B. 8T SRAM Cell



Fig 3: 8T SRAM Cell [7]

The 8T SRAM cell features distinct pathways for read and write operations, ensuring robust stability for both processes and serving as an effective design approach for SRAM cells. It comprises two-bit lines (WBL and WBLB) linked via NMOS access transistors N5 and N6 to the cross-coupled inverters. Additionally, the wire storing the bit connects to the gate of transistor N7, with its source linked to VSS [9][13][14].



Fig 4: 8T SRAM Read Operation

The drain of transistor N7 is linked to the source of transistor N8, and the Read Word Line (RWL) controls the read operation by acting on the gate of N8. The Read Bit Line (RBL) is initially pre-charged to VDD and serves as the output during reading. When RWL is activated, transistor N5 turns on, and with the subsequent activation of N6 through RWL, the stored charge is drained, providing a complementary output for writing bit 1 through BL. This configuration utilizes pass transistors in the read pathway, with RWL controlling them through their connection to the gate of these pass transistors.



Fig 5: 8T SRAM write Operation

write operation RWL is made low and During complementary inputs are applied to WBL and WBLB. Outputs are observed in Q and QB nodes [2].

C. 10T SRAM Cell

The 10T SRAM consists of two cross coupled transistors P1, N3 and P2, N4 with two access transistors N5, N6. A separate read port of four transistors P3, N10, N8 and N9. The presence of extra transistors serves to interrupt the leakage current path from RBL when RWL is low, ensuring its independence from the current of data storage nodes [1][10][11][12]. The write access mechanism and fundamental data storage unit resemble that of a standard 6T SRAM cell. The power consumed is less than the 10T SRAM that uses differential pair [8]



Retrieval Number: 100.1/ijeat.E444713050624 DOI: 10.35940/ijeat.E4447.13050624 Journal Website: www.ijeat.org

13

Published By:





Fig 6: 10T SRAM Cell

Table.1: Power, Area, and Delay Analysis of SRAM Cells

SRAM	Read Power in µW	Write Power in µW	Read Delay in ms	Write Delay in ms	Power in W	Area in µm ²
6T	1.5589	69.533	350.755	313.385	75.149n	4.158
8T	10.548	23.15	285.126	81.72	1.0939µ	9.801
10T	18.803	18.24	255.453	57.94	38.217n	10.045

During a write operation, the word line (WWL) and bit line (BL/BLB) are activated based on the address of the cell to be written. RWL is made low. The data to be written is placed on the BL and its complement (BLB). The access transistors (N5 and N6) are turned on by the activated WWL, allowing the data on BL/BLB to be written into the storage nodes of the SRAM cell [5].





During a read operation, the word line (WWL) and RWL is made high. The access transistors connect the storage nodes to the bit lines (BL/BLB). The voltage levels on BL and BLB are sensed to determine the data stored in the SRAM cell. If BL is at a higher voltage level compared to BLB, it indicates a logic '1' stored in the cell and if BL is at a lower voltage level compared to BLB, it indicates a logic '0'.

III. RESULTS AND DISCUSSION

In conventional 6T SRAM Cell, N1 and P2 transistors have W/L ratio of 0.125 while all the other transistors have the ratio of 0.375. This is done to analyze the precharge, read and write stages clearly in the output. In 8T and 10T SRAM Cell, all the transistors have W/L ratio of 0.375. The supply voltage is 1V for the circuit.

Retrieval Number: 100.1/ijeat.E444713050624 DOI: 10.35940/ijeat.E4447.13050624 Journal Website: <u>www.ijeat.org</u> The Table.1 (Column 2 and 3) and Fig. demonstrates the contrast between the power consumption for reading and writing of 6T, 8T and 10T SRAM Cells.





Read power of 6T SRAM cell is 85.22% less than 8T. Read power of 6T SRAM cell is 91.7% less than 10T SRAM. Similarly, write power of 8T SRAM is 66.7% less than 6T SRAM. 10T SRAM has 73.76% of decreased write power than 6T SRAM. From this we observe that when read power increases at the same time write power decreases, with increase in transistor sizing [3].



Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



Fig 9: Comparison of Read and Write Delay

The Table.1 (Column 4 and 5) and Fig 9 shows the contrast between read and write delay of 6T, 8T and 10T SRAM Cells.

6T SRAM has a read delay 23.02% more than 8T SRAM and 37.31% more than 10T SRAM. Similarly, the write delay of 8T SRAM is 73.92% less than 6T SRAM and 10T SRAM has 81.51% less write delay than 6T SRAM. We observe that the read and write delay decreases as transistor sizing increases which indicates the increase in speed of SRAM cells with sizing.



Fig 10: Comparison of Average Power

The Table.1 (Column 5 and 6) and Fig.10 illustrates the contrast between average power of 6T, 8T and 10T SRAM Cells. The average power of 10T is 45.01% less than 6T SRAM. It is also observed that it is less than average power of 8T SRAM. This indicates that 10T SRAM has less leakage power and is operating more efficiently when compared to other two SRAM cells. Fig. 11, 12, 13 shows the layout of the SRAM cells.



Fig 11: 6T SRAM Cell layout



Fig 12: 8T SRAM Cell layout



Fig.13: 10T SRAM Cell layout

IV. CONCLUSION

In this work standard 6T SRAM is compared with 8T and 10T SRAM cells in terms of read power, write power, read delay, write delay, and average power. 10T SRAM has the same range of read and write power. 6T SRAM has more write power and more delay compared to other SRAM. 6T is efficient in terms of read power but if we consider other parameters 10T SRAM cell is found to be more efficient compared to 6T and 8T.

DECLARATION STATEMENT

Funding	No, I did not receive.			
Conflicts of Interest	No conflicts of interest to the best of our knowledge.			
Ethical Approval and Consent to Participate	No, the article does not require ethical approval and consent to participate with evidence.			
Availability of Data and Material	Not relevant.			
Authors Contributions	All authors have equal participation in this article.			

REFERENCES

- Rukkumani. V, Devarajan N, "Design and Analysis of static random-access memory by Schmitt trigger topology for low voltage application," in Journal of Engineering Science and Technology, Vol. 11, No. 12 (2016) 1722 - 1735.
- Tomar. V K, Vinay Kumar, "A Comparative Performance Analysis of 6T, 7T and 8T SRAM Cells in 18nm FinFET Technology," in International Conference on Power Electronics and IoT Applications in Renewable Energy and its Control (PARC), Mathura, India, 2020, pp. 329-333.

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



Retrieval Number: 100.1/ijeat.E444713050624 DOI: <u>10.35940/ijeat.E4447.13050624</u> Journal Website: <u>www.ijeat.org</u>



- D. Mittal and V. K. Tomar, "Performance Evaluation of 6T, 7T, 8T, and 9T SRAM cell Topologies at 90 nm Technology Node," in 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Kharagpur, India, 2020, pp. 1-4. <u>https://doi.org/10.1109/ICCCNT49239.2020.9225554</u>
- Pinki Narah, Sharmila Nath, "A Comparative Analysis of SRAM Cells in 45nm, 65nm, 90nm Technology," in Int. Journal of Engineering Research and Application, Vol. 8, Issue5 (Part -I), May 2018, pp31-36.
- P. S. Grace and N. M. Sivamangai, "Design of 10T SRAM cell for high SNM and low power," in 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2016, pp. 281-285. <u>https://doi.org/10.1109/ICDCSyst.2016.7570609</u>
- R. Kumar et al., "Design and Benchmark of Iso-Stable High Density 4T SRAM cells for 64MB arrays in 65nm LSTP," in 2020 IEEE 17th India Council International Conference (INDICON), New Delhi, India, 2020, pp. 1-7. https://doi.org/10.1109/INDICON49873.2020.9342091
- T Santhosh Kumar, Suman Lata Tripathi, "Implementation of CMOS SRAM Cells in 7,8,10 and 12 Transistor Topologies and their Performance," in International Journal of Engineering and Advanced Technology Vol.8, Issue-2S2, Jan- 2019.
- S. Shaik and P. Jonnala, "Performance evaluation of different SRAM topologies using 180, 90 and 45 nm technology," 2013 International Conference on Renewable Energy and Sustainable Energy (ICRESE), Coimbatore, India, 2013, pp. 15-20. https://doi.org/10.1109/ICRESE.2013.6927819
- F. Moradi and J. K. Madsen, "Improved read and write margins using a novel 8T-SRAM cell," 2014 22nd International Conference on Very Large-Scale Integration (VLSI-SoC), Playa del Carmen, Mexico, 2014, pp. 1-5. <u>https://doi.org/10.1109/VLSI-SoC.2014.7004186</u>
- Design of 13T SRAM Bitcell in 22nm Technology using Fin FET for Space Applications. (2019). In International Journal of Recent Technology and Engineering (Vol. 8, Issue 2S5, pp. 226–230).. https://doi.org/10.35940/ijrte.b1046.0782s519
- T. K., R., S. H., M. S. H., & S Y, S. (2023). Performance Evaluation of Different Topologies of SRAM and SRAM Memory Array Design at 180nm Technology. In International Journal of Engineering and Advanced Technology (Vol. 12, Issue 3, pp. 1–10). https://doi.org/10.35940/ijeat.c3983.0212323
- Dutta, U., Soni, M. K., & Pattanaik, M. (2019). Design and Analysis of Gate All Around Tunnel FET based SRAM. In International Journal of Innovative Technology and Exploring Engineering (Vol. 8, Issue 9, pp. 1492–1500). https://doi.org/10.35940/ijitee.i8237.078919
- Kumari, N., & Niranjan, Prof. V. (2022). Low-Power 6T SRAM Cell using 22nm CMOS Technology. In Indian Journal of VLSI Design (Vol. 2, Issue 2, pp. 5–10). https://doi.org/10.54105/ijvlsid.b1210.092222
- Yadav, P. S., & Jain, H. (2023). Review of 6T SRAM for Embedded Memory Applications. In Indian Journal of VLSI Design (Vol. 3, Issue 1, pp. 24–30). https://doi.org/10.54105/ijylsid.a1217.033123

AUTHORS PROFILE



M G Srinivasa M. Tech in VLSI and Embedded systems from SJCE, PhD in the field of Wireless Body Area Network (WBAN) for real time wearable physiological parameters monitoring and algorithms to classify health status from Visvesvaraya Technological University Belgaum, under the guidance of Dr. P S Pandian Scientist G LRDE DRDO. Presently working as Associate Professor in the Department of Electronics

and Communication Engineering, Maharaja Institute of Technology Thandavapura having 17 years of teaching and 8 years of Industrial experience. Field of interest includes Analog Electronics, Signals & Systems, Linear Integrated Circuits, Antenna and propagation, Digital Signal Processing, and Embedded system design. Actively involved in IETE Professional body activities like workshops seminars national level model & paper presentation contest. Instrumental in signing MOUs with software and hardware companies for the benefit of students in getting Internship training and placements.



Bhavana M.S final-year electronics and communication engineering student at The National Institute of Engineering, Mysuru with a keen interest in VLSI, Analog and Digital Communication, embedded systems and PCB design. Possess a strong academic background and is skilled in Cadence Virtuoso, Verilog coding, ARM Cortex programming, and Vivado. Aspiring to pursue a

master's degree in VLSI in USA with a passion for innovative technologies

Retrieval Number: 100.1/ijeat.E444713050624 DOI: <u>10.35940/ijeat.E4447.13050624</u> Journal Website: <u>www.ijeat.org</u> and a track record of excellence. Worked on SAR ADC design for biomedical applications in cadence 180nm technology. Aims to acquire hands-on experience and deep practical expertise in the realm of Semiconductor design particularly in VLSI and related domains.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of the Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP)/ journal and/or the editor(s). The Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.

