Design of A Low Voltage Low Power CMOS Current Mirror with Enhanced Dynamic Range

Ramanand Harijan, Padma Devi, Pawan Kumar

Abstract— A novel cascode current mirror (CM), suitable for operation at low voltage levels is presented. The mirror has high input and high output voltage swings. The presented current mirror circuit combines the advantages of wide input swing, wide output swing and large output resistance capability which makes it attractive for low-voltage and low power application. Based on IBM 0.18um MOS model parameters, TSPICE simulation results show that the input current range of 1uA to 2mA with 882.83MHz bandwidth for the presented level shifted low voltage current mirror circuit. The power dissipation has improved by more than 40%.

Index Terms— Current mirror, Low voltage current mirror, level shifted Current mirror, Level shifted low voltage current mirror, Dynamic range.

I. INTRODUCTION

Now days the portable electronics has made low power circuit design extremely desirable. All efforts eventually converge on decreasing the power consumption entailed by ever shrinking size of the circuits enabling the portable gadgets. Reducing power supply voltage is a straightforward method to achieve low power consumption. The low power and low voltage CMOS techniques were applied extensively in analog and mixed mode circuits for the compatibility with the present IC technologies. Designing high – performance analog circuits is becoming increasingly challenging with the persistent trend towards reduced supply voltages. The current mirror (CM) is one of the most basic building blocks both in analog and mixed mode VLSI circuits especially for active elements like op-amps, current conveyors, current feedback amplifiers etc[2],[5],[6]. At large supply voltages, there is a trade - off among speed, power and gain. The main characteristics under consideration are power, voltage, dynamic range, bandwidth, low offset voltage, high output voltage swing. The use of current mirrors with low input voltage is especially important for implementation of VLSI test circuits which employ current sensing techniques [5]. The desire for portability of electronic equipment generated a need for low power systems in battery operated products like hearing aids, implantable cardiac pacemakers, cell phones, and hand held multimedia terminals. Low power dissipation is attractive, and perhaps even essential in these applications to have reasonable battery life and weight. The

Manuscript published on 28 February 2013. * Correspondence Author (s)

Padma Devi, Department of ECE, CTIEMT, Shahpur, Jalandhar, India. Pawan Kumar, Department of ECE, GITM Bilashpur Gurgaon, India.

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an <u>open access</u> article under the CC-BY-NC-ND license <u>http://creativecommons.org/licenses/by-nc-nd/4.0/</u>

ultimate goal in design is close to having battery- less systems, because the battery contributes greatly to volume and weight.[1],[3],[4].

II. LOW VOLTAGE CURRENT MIRROR

One of the most fundamental building blocks of analog integrated circuit is the Low Voltage current mirror .Current mirror is enable a single current source to supply mirrors are output impedance and voltage headroom. The output impedance determines the variation of the mirrored current when the applied voltage varies. Higher output impedance implies less current variation with applied voltage and hence a more stable current source Voltage headroom specifies how much voltage drop across the current mirror is required ton operate the current mirror reliably. This is especially important for low voltage circuit design [2].



Figure 1: Low Voltage Current Mirror

The low voltage cascode current mirror shown in Figure 1 .We assumes that the current mirror transistors M1 and M2 have identical, aspect ratio. $A_M = \frac{W_1}{L_1} = \frac{W_2}{L_2}$ Where W_1 and W_2 are the transistor channel width and L_1 and L_2 are the transistor length. Similarly the transistor M3 and M4 are assumed the same aspect ratio $A_C = \frac{W_2}{L_3} = \frac{W_4}{L_4}$. The aspect ratio A_M may be different from the aspect ratio A_C [3],[5]. In the analysis of the dynamic range the same aspect ratio of A_M and A_C and we use standard Schman –Hodges transistor model for the transistor in the saturation region and we neglected the bulk effect and assume that all the NMOS transistors have the identical. Low voltage current mirror input current I_{in} we find the gate- source voltages and drain -source voltages [3]

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



Retrieval Number C1211022313/13©BEIESP Journal Website: <u>www.ijeat.org</u>

Ramanand Harijan, Department of ECE & EEE, BM Group of Institution, Gurgaon, India.

Design of A Low Voltage Low Power CMOS Current Mirror with Enhanced Dynamic Range

$$V_{G51} = V_{tn} + \sqrt{\frac{2I_{in}}{KA_M}}$$
(1)
Gate to source voltage of transistor M3

$$V_{GS3} = V_{tn} + \sqrt{\frac{2I_{in}}{KA_{s}}}$$
 (2)

Drain to source voltage of transistor M1 is

$$V_{DS1} = V_{BC} - V_{tn} - \sqrt{\frac{2I_{in}}{KA_C}}$$
(3)

Drain to source voltage of transistor M3 is $V_{D53} = V_{G51} - V_{D51}$

$$= 2V_{tn} - V_{BC} + \sqrt{\frac{2I_{in}}{\kappa}} \frac{1}{\sqrt{A_M}} + \frac{1}{\sqrt{A_C}}$$
(4)

Where, V_{tn} is the transistor threshold voltage, V_{BC} is the bias or gate voltage of transistor M3 and M4 and K is the transconductance parameter. Pacuiring $V_{L} = V_{L} \leq V_{L}$ for

transconductance parameter. Requiring $V_{GS} - V_{tn} \le V_{DS}$ for both M1 and M3 result in:

$$\sqrt{\frac{2l_{in}}{\kappa}} \left(\frac{1}{\sqrt{A_M}} + \frac{1}{\sqrt{A_C}}\right) + V_{tn} \le V_B \quad (5)$$

Biasing voltage
$$V_B \le 2V_{tn} + \sqrt{\frac{2l_{in}}{\kappa A_M}} \quad (6)$$

In Figure 1 low voltage current mirror, biasing voltage V_B is fixed when I_{in} increases, voltage of the gate –source voltage V_{G53} of transistor M3 and V_{in} will increase, and voltage level at the drain terminal of M1 decrease. There by M1 enter the triode region which determine the upper limit of I_{in} below equation (7) ensure the saturation of M1 and determine the maximum value of I_{in} for given value of the cascade bias voltage V_B we find

$$I_{in,max=\frac{\kappa}{2}}A_{M}(V_{B}-V_{tn})^{2}\left(\frac{\sqrt{A_{C/A_{M}}}}{1+\sqrt{A_{C}/A_{M}}}\right)^{2} (7)$$

Equations(7) ensure the saturation of M3 and determine the minimum value of I_{in} we find

$$I_{in,min} = \frac{\kappa}{2} (V_{B} - 2V_{tn})^{2} A_{M}$$
(8)

Maximum value of the bias voltage even at the minimum value of input current equation (8) determine, and equation (8) determined the value of A_C and A_M which determined the saturation of M1 and the maximum value of input current. To ensure Saturation operation of transistors M1 and M3 the input current range determined by

$$\frac{\kappa}{2} A_M (V_B - 2V_{tn})^2 \le I_{in} \le \frac{\kappa}{2} A_M (V_B - V_{tn})^2 \left(\frac{\sqrt{A_C/A_M}}{1 + \sqrt{A_C/A_M}}\right)^2$$
 (9)

In a practical design procedure equation(8) can be used to determine the maximum value of the bias voltage which will ensure saturation of M3 even at the minimum value of input current, and equation (6) can then be used to determine values of A_c and A_M which will ensure saturation of M1, even at the maximum value of input current. In the important special case of $I_{in,minimu} = 0$ we find from (8) $V_B \leq 2V_{tn}$. From equation (7) we then find the following design constraint on A_c and A_M

$$A_{M} \left(\frac{\sqrt{A_{C}/A_{M}}}{1+\sqrt{A_{C}/A_{M}}}\right)^{2} \geq \frac{2I_{in,max}}{V_{T}^{2}\kappa}$$
(10)

Assuming as a typical case W1 = W3 and L1 = L3 i.e. identical aspect ratios for the mirror transistors and the cascode transistors, we find

$$A_M = A_C = \frac{W}{L} \ge \frac{2I_{in,max}}{V_T^2 K}$$
(11)

In this case the effective gate-source voltage of the mirror transistors M1 and M2 is

$$V_{GS1} - V_{tn} = \sqrt{\frac{2l_{in}}{KA_M}} = \frac{V_{tn}}{2} \sqrt{\frac{l_{in}}{l_{in,max}}}$$
 (12)

In this case the minimum output voltage of the current mirror is and is independent of the input current.

$$V_{out,min} = V_{\mathcal{B}} - V_{tn} = V_{tn} \tag{13}$$

In a high precision current mirror one would like to have as large an effective gate-source voltage as possible in order to minimize the effect of threshold voltage mismatch. It is evident that the effective gate-source voltage $V_{G51} - V_{tn}$ can be increased above the value given by equation(15) if A_c is increased, i.e. a larger aspect ratio is used for the cascade transistor. In this case the cascode transistor requires a smaller effective gate-source voltage for a given value of input current, leaving more headroom for the drain-source voltage of the mirror transistor. Introducing $N = A_c / A_M$ we find

$$A_{M} = \left(\frac{1+N}{N}\right)^{2} \frac{2I_{in,max}}{(v_{B} - v_{tn})^{2}\kappa}$$
(14)
And

$$V_{G51} - V_{tn} = \frac{N}{1+N} (V_{B} - V_{tn}) \sqrt{\frac{I_{in}}{I_{in,max}}} (15)$$

The small signal output resistance of the mirror is given by $r_{out} = \frac{1}{g_{ds2}} \left(1 + \frac{g_{dm4}}{g_{ds4}} \right) \approx \frac{1}{g_{ds2}} \frac{g_{m4}}{g_{ds4}} \quad (16)$

As g_{m4}/g_{ds4} is inversely proportional to the square root of A_c we find that the output resistance is inversely proportional to N. Thus, the higher effective gate-source voltage of the mirror transistors is achieved at the expense of a reduced output resistance..

III. LEVEL SHIFTED CURRENT MIRROR

Shown in figure 2 level shifted current mirror, the simple current mirror topology [10] requires input voltage (V_{in}) at least one V_{tn} and unsuitable for low voltage application. Level shifted current mirror operates at low voltage with the advantage of low input output voltage requirement, incorporates a level shifter PMOS transistor M5 (biased through a current I_{bias1}) at input port. For this structure, we have



Figure 2: Level Shifted Current Mirror

Where V_{D51} drain to source and V_{G51} gate to source voltage of M1, V_{G55} is the gate to source voltage of M5. A level shifted current mirror circuit structure is shown in Figure 2 M3 is used to shift the voltage level at the drain terminal of M1.

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



Retrieval Number C1211022313/13©BEIESP Journal Website: <u>www.ijeat.org</u>

633



 V_{in} is a characteristics parameter of a low voltage current mirror and decides the range of input voltage swing in such circuits. The bias current (I_{bias1}) decide the operation region of M1. For example, low value of *l*bias1 forces M3 to operate in sub threshold region, I_{bias1} high I_{bias1} ensures M5 operates the triode region. For high value V_{D52} , M2 operates in saturation region. Gate voltage of M1 is high correspondingly input current is also high. Thus V_{in} can be calculated for this circuit structure if we know the values of V_{G51} and V_{G55} since $V_{tp} > V_{tp}$, there is a difficulty to keep the condition $V_{G51} - V_{G55} > 0$ valid in a level shifter based circuit over a wide range of l_{in1} . One of the solutions is to use a lateral p-n-p transistor for level shifting, and now $V_{in1} - V_{G51} - V_B > 0$ approximates as 0.7V and V_{G51} is always more than 0.8v (if we assume $V_{tn} = 0.8v$). As the device sizes are reducing and V_t is also reducing and there will be a situation where $V_{GS1} - V_B > 0$ will not be valid and hence we may not be able to use p-n-p transistor. Thus, there is a need to have an alternative a p-n-p transistor and the use of a PMOS transistor is the most obvious choice..

IV. LOW VOLTAGE LEVEL SHIFTED CURRENT MIRROR

Figure 3 shown the level shifted low voltage cascode current mirror it is the combination of low voltage and level shifted current mirror and The combined the low voltage and level shifted current mirror present a level shifted low voltage current mirror. In this topology to achieve larger dynamic range for low voltage operation. The operation of M5 and M3 are similar in the Figure 2 of M 5 and M1 we adopt the same assumptions in low voltage in this current mirror. We assume figure 3.5 the threshold voltage of M5 is V_{tp} , when the level shifted current mirror transistor M5 and M1 on must be conditions satisfied $V_{GS3} > V_{tn}$ and $V_{GS5} > V_{tp}$, but when V_{tp} $>V_{tn}$ there is a difficulty to the condition satisfy V_{DS3} >0 wide range of input current Iin2.We literature survey we can find the most suitable operation mode of M5 is sub threshold region because here low input current and in saturation region high input current of M1 and M3. The assumption under the $V_{SD5} > 3V_t$, the sub-threshold drain current of transistor M5 can be expressed by

$$I_{bias2} \approx \frac{w_s}{L_s} I_{D05} \exp\left(\frac{v_{scs} - |v_{tp}|}{nv_T}\right)$$
(18)

In above equation (18) W5 and L5 represent the channel width and length of transistor M5, and V_T (approximately \approx 26mv at room temperature) [2] is thermal voltage. The Constant n and I_{DO5} are process parameters. Typically value of $I_{D05} \approx 20nA$ and *n* lie between 1.2 and 2.0 [2]. For the sub-threshold operation of transistor M5 ($V_{SG5} \approx |V_{tp}|$) and

(10)

saturation operation of transistor M1 and M3, find $< \frac{kA_CV_{SGS}^2}{kA_CV_{tn}^2} < \frac{kA_CV_{tn}^2}{kA_CV_{tn}^2}$

$$V_{in2} \leq \sum_{2} \leq \sum_{2}$$

$$V_{tn} \leq V_{in2} \leq V_{SG5} \sqrt{\frac{A_c}{A_M}} + V_{tn} \leq V_{tn} \left(1 + \sqrt{\frac{A_c}{A_M}}\right) (20)$$

When transistors M1, M3, M5 are in sub-threshold region, and the gate to source voltage of M1, M3 and M5 are almost near to their threshold voltages, can find (21)

$$I_{in2} \leq \frac{I_{DO1}W_1}{L_1}$$



Figure 3: Level Shifted Low Voltage Cascode Current Mirror

Sub threshold operation of transistor M5, when the input current Iin2 increases input voltage Vin2 increases, transistor M5 shifts the voltage level at gate terminal of M3, there for this current mirror improved the upper limit of the input current, compared to low voltage cascode current mirror. The current through M5 should be small enough to keep in transistor M5 in sub-threshold region. Correspondingly channel width and length ratio of transistor M5 should also be large. The current through M1 and M3 should be large to keep it in saturation region. Level shifted low voltage cascode current mirror input current Iin2 is low, transistor M1 and M3 are operate in sub-threshold region. When input current (i.e. Iin2) is low, M3 and M1 will operate in subthreshold region. If only M5 operates in sub-threshold region and M1-M4 are restricted to operate in saturation region, this CM will possesses better frequency response and the lower limit of the input current is slightly higher. And the minimum output voltage of the level shifted low voltage cascode current mirror is equal to:

$$V_{02,min} = V_{G52} + V_{G54} - 2V_{tn} = \sqrt{\frac{2I_{in}}{KA_M}} + \sqrt{\frac{2I_{in}}{KA_C}}$$
(23)

V. SIMULATION RESULT

The circuit shown in Figure 1 Low voltage current mirror and Figure 3 level shifted low voltage current mirror is simulated using 0.18µm IBM MOS model parameters technology with DC supply voltage of 1V. The biasing voltage V_{B} in figure 1 and biasing current I_{bias} in figure 3 are -0.2v and 0.3µA respectively. Transistor M1 and M3 ensure the saturation operation biasing voltage (V_B) and Ibias2 selected ensure the operate M5 sub-threshold region gate to source voltage M5 is slight lower than V_{tn} . Table 1 summarizes the (W/L) ratios of MOSFETs used in circuits. The input characteristics of LVCM is shown in figure 4 and current transfer characteristics shown in figure 5 and the input characteristics of LSLVCM is shown in Figure 6 and current transfer characteristics shown in Figure 7.it can be observed that the presented level shifted low voltage cascode current mirror improved dynamic range. The frequency response of level shifted low voltage Cascode current mirror is shown in figure 8. The frequency response of LSLVCM is dependent on the capacitive load (Cload). In Figure 8 the -3db banwidth is 887.83Mhz for a load capacitance of 50 pF.Power dissipation result of LSLVCM supply voltage 1 volt and I_{in} of 1mA.

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.



634

Design of A Low Voltage Low Power CMOS Current Mirror with Enhanced Dynamic Range

Width and length of transistors (M3 & M4 and M1 & M2) are kept same. Transient analysis is used to calculate the power dissipation in the current mirror. Figure 9 shows power dissipation results. Power results are reported at the end of transient simulation in the output file.

A. Width and Length Used In Low Volatge, Level Shifted, Low Voltage Level Shifted Current Mirror

Table I. W/L of transistors used in current mirrors				
MOSFETS	Туре	Width	Length	
M1,M2,M3,M4	NMOS	20 µm	0.5 μm	
M5	PMOS	10 µm	0.3 µm	

B. Comparison of Various parameters With Reference Work[5]

Table II. Comparison of various parameters with reference work [5]

Property	Reference Work [5]	Present Work
Dynamic Range	1µA to1mA	1µA to 2mA
Supply voltage	1volt	1volt
Bandwidth	723MHz	882.83
Power	-	100 μW

Low Voltage Current Mirror

Figure 4: Input characteristics LVCM











Figure 9: Power dissipation of LSLVCM

C. Comparison Of Dynamic Range Low Voltage Current Mirror and Level Shifted Low Voltage Current Mirror



Figure 10: Low voltage current mirror and level shifted low

voltage current mirror and level shifted low voltage current mirror.

VI. CONCLUSION

The purpose of this work was to improve the dynamic range, bandwidth and to reduce the power dissipation in CMOS current mirror operating on a supply voltage of 1V. Extensive simulations and optimization were carried out to meet these objectives. Level shifted low voltage CMOS current mirror topology was selected and optimized to get the desired results by varying dimensions of transistors and biasing voltages. Dynamic range has improved by a factor of 800µA and bandwidth has improved by more than 160 MHz as compared to the reference work. The power dissipation has improved by more than 40%.



Retrieval Number C1211022313/13©BEIESP Journal Website: <u>www.ijeat.org</u>

635

Published By:

Blue Eyes Intelligence Engineering

and Sciences Publication (BEIESP)

© Copyright: All rights reserved.



REFERENCES

- S.S.Rajput, "Low Voltage Current Mode circuit structure and their [1] application Ph.D. Thesis", Indian Institute of Technology", 2002.
- Behzad Razabi, "Design of analog CMOS integrated circuits", Tata [2] McGraw Hills, fourth edition New Delhi.", 2002.
- S.S Rajput, "Advanced Current Mirror for Low Voltage Analog [3] Designs", IEEE, ICSE, Proc, vol. 148, pp. 258-263, 2004.
- [4] S. Yan and E.Sanchez Sinencio, "Low Voltage Analog Circuits Design Techniques : A Tutorial", IEICE transaction on Analog Integrated Circuits Systems, vol E00A,no.2, pp. 1-17, 2000.
- [5] Ying-Chuan Liu, Hung-Yu Wang, Yuan-Long Jeang and Yu-Wei Huang, "A CMOS Current Mirror with Enhanced Input Dynamic Range", 3rd International Conference on Innovative Computing Information and Control (ICICIC'08), 2008.
- [6] M.Ismail and T.Fiez, "Analog VLSI Signal and Information Processing", New York: McGraw-Hill, 2004.
- S.S. Rajput and S.S. Jammuar, "Low Voltage Analog Circuit Design [7] Techniques", IEEE Transactions on Circuits and System Magazine, Vol no.-2, pp. 24 -42, 2002.
- Garcia Rafael Ledesma Francisco and Ramirez-Angulo Jaime, [8] "Comparison of new and conventional low voltage current mirrors", Proc IEEE Journals, pp. 49-52, 2002.
- Bruun E and Shah P, "Dynamic range of low-voltage cascode current [9] mirrors", Proc Circuit and system IEEE Journals, pp.1328-1331, 1995.
- [10] S.S.Rajput and S.S.Jamuar,"Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications", IEEE Proc-Circuits Device system, Vol. 148, No 5, pp.273-278, 2001.
- [11] Lee, S.hyun. & Kim Mi Na, "This is my paper", ABC Transactions on ECE, Vol. 10, No. 5, pp120-122, 2008.



Mr. Ramanand Harijan received the B.Tech degree in ECE, and M.Tech degree in VLSI Design from CDAC Mohali. He is currently working as HOD, department of ECE & EEE at B.M. Group of Institution, Gurgaon. His research interests are low power circuits, analog design, and digital design and CMOS RF circuits.



Ms. Padma Devi received the B. Tech in ECE from PTU Jalandher and M.Tech in VLSI Design from CDAC Mohali . She is working as an Assistant Professor under ECE Department at CTEIMT Jalandhar . Her area of interest are VLSI Circuit designing and embedded systems.



Mr. Pawan Kumar completed his bachelor of technology in ECE from University, Rajasthan, Jaipur. Currently he is perusing M.Tech in ECE from MDU, Rohtak . His area of interest is anlog design .



Published By:

© Copyright: All rights reserved.